


**Lista VI EN2719 Prof Marcelo Perotoni**


*(Introduction to Digital Electronics by Chuck Hawkins and Jaume Segura)*

1. Para os transistores NMOS Enhancement abaixo, defina em qual região eles estão operando (triúdo, off ou saturação). Considere  $V_{th}=0.4\text{ V}$ . Considere o dispositivo saturado se


$$V_{DS} > V_{GS} - V_t$$



(a)




(b)



(c)


**R: (a) Saturado (b) não saturado (região triúdo) (c) fronteira entre saturado e triúdo**

2. Para o circuito NMOS enhancement, considere  $k=300E-6$ ,  $V_{th}=0.6V$ . Calcule  $I_D$  e  $V_{DS}$ . DICA: não se sabe, a priori, a condição do dispositivo (saturado ou triúdo), assim suponha uma condição e verifique a consistência do resultado.




**R:  $V_{DS}=0.53\text{ V}$  e  $I_{DS}=298\text{ uA}$**

3. Para o circuito NMOS enhancement, considere  $k=75E-6\text{ A/V}^2$ ,  $V_{th}=0.5\text{ V}$ . Calcule  $I_D$  e  $V_{DS}$ . DICA: não se sabe, a priori, a condição do dispositivo (saturado ou triúdo), assim suponha uma condição e verifique a consistência do resultado.




**R:  $V_{DS}=0.56\text{ V}$  e  $I_{DS}=0.18\text{ mA}$**

4. Calcule o valor de  $R_d$  que coloca o NMOS enhancement na região de triúdo, considere  $k=500E-6\text{ A/V}^2$ ,  $V_{th}=0.4\text{ V}$ .



**R:  $R_D=10.56K$**


5. Calcule a condição (saturado/triodo/off) do NMOS enhancement abaixo.



$V_{th}=0.5$

**R: saturado ( $V_{GS}=3V3$ )**

6. Calcule  $I_D$  e  $V_D$  e verifique o status do NMOS enhancement (saturação ou triodo).  $K=100 \mu A/V^2$  e  $V_{th}=0.5$ .



**R:  $V_{DS}=0.43 V$  e  $I_{DS}=0.11 mA$**

*Boylestead*

17. For the self-bias configuration of Fig. 6.81, determine:

- (a)  $I_{DQ}$  and  $V_{GSQ}$ .
- (b)  $V_{DS}$  and  $V_D$ .




Figure 6.81 Problem 17

$V_P = -4V$  (figura borrada)  
**R:**  $V_{GS} = -1.2V$  e  $I_D = 2.8 mA$

- \* 18. For the network of Fig. 6.82, determine:
- $I_{DQ}$  and  $V_{GSQ}$
  - $V_{DS}$  and  $V_S$ .




Figure 6.82 Problem 18

**R:**  $I_D = 9mA$ ,  $V_{GS} = 0.49V$   $V_{DS} = -1.31V$   $V_S = -0.49V$

19. For the network of Fig. 6.83, determine:
- $I_{DQ}$
  - $V_{GSQ}$  and  $V_{DSQ}$
  - $V_D$  and  $V_S$ .
  - $V_{DS}$ .




Figure 6.83 Problem 19

**Borrado:**  $V_{GS(th)}=4$   $V_{GS(on)}=7$   $I_{D(on)}=5$  mA  
**R:**  $I_D=8$  mA,  $V_{GS}=V_{DS}=8.32$   $V_D=12.4$  e  $V_S=4.08$

20. For the voltage-divider configuration of Fig. 6.84, determine:  
 (a)  $I_{DQ}$  and  $V_{GSQ}$ .  
 (b)  $V_D$  and  $V_S$ .





Figure 6.84 Problem 20

**R:**  $I_D=5$  mA,  $V_{GS}=5.96$   $V_D=13$  e  $V_S=3.75$

*Sedra Smith*

5.19 Calcule  $V_D$  para  $k=0.5$  mA/V<sup>2</sup> e  $V_T=1$ V. P-enhancement MOSFET



R:  $V_D=2V$

*Microelectronic Circuit Design, Jaeger, 4th ed*

4.34 Para o circuito abaixo ambos transistores tem  $k=500 \mu A/V^2$ ,  $V_{DD}=10V$  e  $V_{TH}=0.75 V$ , enhancement NMOS, calcule  $I_D$ .




Figure P4.34